

## Q1

Translate the following C code segment to MIPS Assembly program (*Ignore runtime exception on overflow*). Assume A,B, and C are assigned to \$s1, \$s2, and \$s3 respectively. (*Use other registers if needed*).

```
int A,B,C;
.
if (A<B)
    C=C+0x8A9FC4;
else
    C=C-A;
.
```

**Solution:**

```
.
slt $t0,$s1,$s2
beq $t0,$zero,else
lui $t1,0x008a
ori $t1,$t1,0x9fc4
addu $s3,$s3,$t1
j exit
else:   subu $s3,$s3,$s1
exit:   .
```

## Q2

What is the content of each register listed in the table below after executing the following MIPS assembly program?. (*Assume that the memory is organized as a big-endian byte order*).

```
lw $s3,-4($t0)

addi $t0,$t0,-2

lb $s1,1($t0)

srl $s2,$s3,0xB

lbu $s0,5($t0)

sltu $t1,$s0,$s1
```

Register	Contents 32-bit
\$t0	<del>0x00010100</del> 0X000100FE
\$t1	0X00000001
\$s0	0X000000CA
\$s1	0XFFFFFF81
\$s2	0x000449db
\$s3	0x224ED981

Address	Data
0x100FC	0x22
0x100FD	0x4E
0x100FE	0xD9
0x100FF	0x81
0x10100	0xC7
0x10101	0x56
0x10102	0x80
0x10103	0xCA

## Q3- (4pts)

Consider a Program P1 executes  $5 \times 10^9$  instructions in 2 sec on a computer M1 with a clock rate 4 GHz, and the same program executes  $6 \times 10^9$  instructions in 1.5 sec on a computer M2 with a clock rate 6 GHz. Find : -

- Instruction execution rate (instruction per second) for each computer when running program P1. **(1pt)**  
*P1 executes  $5 \times 10^9$  instructions in 2 sec on M1--> per sec it executes  $2.5 \times 10^9$  IPS (instruction per second)*  
*P1 executes  $6 \times 10^9$  instructions in 1.5 sec on M2--> per sec it executes  $4 \times 10^9$  IPS (instruction per second)*
- Average CPI for P1 on both computers. **(1pt)**  
 $CPU\_ex\_time = CPI \times IC / C\text{Clock rate}$   
 $CPI_{P1\_M1} = 2 \times 4 \times 10^9 / (5 \times 10^9) = 8/5 = 1.6 \text{ cycles per instruction.}$   
 $CPI_{P1\_M2} = 1.5 \times 6 \times 10^9 / (6 \times 10^9) = 8/5 = 1.5 \text{ cycles per instruction.}$

- $$IC_{P2\ M2} = 10 * 6 \times 10^9 / 1.5 = 40 \times 10^9 \text{ instructions.}$$

d. Machine B faster than A by 3.36 times.

d. 1.

## Q6

(a) Translate the following C/C++ code segment to MIPS assembly program.

Assume that A, B, C, i, and j are 32-bit signed integer, and they are corresponded to registers \$s0, \$s1, \$s2, \$s3, and \$s4 respectively **(12 pts)**. How many instructions are executed if  $i == j$ . **(4 pts)**, and if  $i < j$ . **(4 pts)**.

C/C++ code :-

```
if(i == j)
    C = C + B;
else
    if (i < j)
        C = C - A;
    else
        C = 0;
```

Instructions which are executed  
if  $i == j$  : **3 instructions**

Instructions which are executed  
if  $i < j$  : **4 instructions**

MIPS assembly program :-

```
beq $s3,$s4,L2
slt $t7,$s3,$s4
bne $t7,$0,L1
and $s2,$s2,$0
j exit
L2: add $s2,$s2,$s1
j exit
L1: sub $s2,$s2,$s0
exit: .....
```

(b) Consider the following MIPS program which is executed and assembled to machine code. Write down the values of the immediate field in binary. **(12 pts)**.

PC	Instruction	MACHINE CODE															
		OP	Rs	Rt	Immediate field												16-bit
0x40A8	L1: lui \$t0, 0x1	001111	00000	01000	0	0	0	0	0	0	0	0	0	0	0	0	1
0x40AC	addi \$t0, \$t0, -0x7CFF	001000	01000	01000	1	0	0	0	0	0	1	1	0	0	0	0	1
0x40B0	ori \$t0, \$t0, 0x8301	001101	01000	01000	1	0	0	0	0	0	1	1	0	0	0	0	1
0x40B4	beq \$t0, \$0, L1	000100	01000	00000	1	1	1	1	1	1	1	1	1	1	1	1	0

After execution:  $\$t0 = \underline{0x00008301}$  **(3 pts).**

## Q7

(a) How many gate delays in the carry path of the following 32-bits full adders **(3pts)**. Which one is the fastest. **(3pts)**

(i) Ripple.

2 x 32 = 64 gate delay

(ii) Group CLA (8 × 4-bits CLA).

5 gate delay

(iii) Ripple CLA (8 × 4-bits CLA).

3 x 8 = 24 gate delay

The fastest 32-bits Full Adder :-

ii. Group CLA